



Integrated SC DC-DC Converters for Energy Storage Applications


prof. dr. ir. Filip Tavernier

KU Leuven – Department of Electrical Engineering – MICAS

Outline

- **Introduction**
- Switched-Capacitor Converters
- Improvements for Energy Storage
- Design Example
- Conclusions

Wireless Sensor Nodes



3

Energy Harvesting




4

Energy Flow




- Small duty cycle
- $P_{\text{harvester}} \ll P_{\text{load}}$
- All power converted twice




[1,2]

5

Alternative Energy Flow




- Direct path to load
- Maximum Power Point Tracking (MPPT)
- Only excess power converted twice



[1,3,4]

6

Energy Storage Possibilities






7

Outline

- Introduction
- **Switched-Capacitor Converters**
 - General behaviour
 - Wide-Range Converters
 - High-Step Converters
- Improvements for Energy Storage
- Design Example
- Conclusions

8

Converting Voltages


	LDO	Switched-Inductor	Switched-Capacitor
Energy Transfer	Resistor	Inductor	Capacitor
Direction	Only Step-Down	Step-Up & Step-Down	Step-Up & Step-Down
η_{max}	$\frac{V_{out}}{V_{in}}$	1	$\frac{V_{out}}{iVCR * V_{in}}$
Circuit			

9

Principle of SC Converters

$$Q_{\Phi_1} = C_v * (V_{in} - V_{out})$$


$$Q_{\Phi_2} = C_v * (V_{out} - 0)$$



$$\frac{V_{out}}{V_{in}} = \frac{1}{2} = iVCR$$

10

Other Ratios = Other Topologies



Modelling SC Converters


$$iVCR = f(\text{topology})$$

$$V_{out} = V_{in} * VCR$$

$$R_{out} = f(\text{sizing}, f_{sw})$$


$$V_{noload} = V_{in} * iVCR$$

$$V_{out} = V_{noload} - R_{out} * I_{load}$$



12


R_{out} Behaviour



[7]

13

Regulating SC Converters





14

SC Converter Losses

$$P_{loss} = I_{load}^2 * R_{out} + P_{par,switch} + P_{par,cap}$$

$$P_{par,switch} = f_{sw} * \sum_i C_{gate,i} * V_{gs,i}^2$$

$$P_{par,cap} = f_{sw} * \sum_i C_{bp,i} * \Delta V_{bp,i}^2$$



15

Outline


- Introduction
- **Switched-Capacitor Converters**
 - General behaviour
 - **Wide-Range Converters**
 - High-Step Converters
- Improvements for Energy Storage
- Design Example
- Conclusions

16


Why Wide-Range Converters?

$$E \propto CV^2$$

Energy storage with $P_{load} = 5P_{harvester}$



$$P_{loss} \sim I_{load}^2 * R_{out}$$



Wide-range at the expense of high losses



17

Gearbox = Change Topology

$$iVCR = f(\text{topology})$$

$$V_{noload} = V_{in} * iVCR$$

$$V_{out} = V_{noload} - R_{out} * I_{load}$$





Fibonacci:
1, 2, 3, 5, 8, 13, ...

[8,9]

18

Gearbox Converters – Example 1




Complex and lower peak efficiency

[10]

19

Gearbox Converters – Example 2




Complex

[11]

20

Gearbox Converters – Example 2

Higher average efficiency





Complex and lower peak efficiency

[11]

21

Gearbox Converters – Example 3



Complex and lower peak efficiency

[12]


22

Outline

- Introduction
- **Switched-Capacitor Converters**
 - General behaviour
 - Wide-Range Converters
 - **High-Step Converters**
- Improvements for Energy Storage
- Design Example
- Conclusions

23

High-Step Conversion



High-step results in many capacitors




[13]

24

Efficiency of Capacitance Usage

$$K_c \geq \frac{(N - 1)^2}{N^2}$$

$$\frac{1}{4} \rightarrow \frac{4}{9} \rightarrow \frac{9}{16} \rightarrow \dots \rightarrow \frac{100}{121}$$



High-step results in large K_c

[14]

25

What now?

- SC DC-DC Conversion for Monolithic Integration
- Wide-Range for Capacitive Storage
- High-Step for Battery and Capacitive Storage

Can we change the architecture to ease the converter requirements and limit the losses?


26

Outline

- Introduction
- Switched-Capacitor Converters
- **Improvements for Energy Storage**
 - Voltage Domain Stacking (VDS)
 - Dynamic Voltage Scaling (DVS)
- Design Example
- Conclusions

27


Voltage Domain Stacking (VDS)



[15]


28

Load Matching



29


Unequal Load Currents - Source



[16]

30


Unequal Load Currents - Sink



[16]

31


The Ideal Scenario



32

VDS Example

- Only unbalance currents converted → **Losses** ↓↓
- Interlayer communication → Level Shifters



[17]


33

Outline

- Introduction
- Switched-Capacitor Converters
- **Improvements for Energy Storage**
 - Voltage Domain Stacking (VDS)
 - **Dynamic Voltage Scaling (DVS)**
- Design Example
- Conclusions

34

Dynamic Voltage Scaling (DVS)




Functional blocks

- Significant power reduction if speed in load is low
→ **reduce supply voltage**
- Highly loaded converters
→ **large area**
→ **high losses**

35

VDS Meets DVS



DC-DC + functional blocks

- Lowly loaded converter
→ **small area**
→ **low losses**
- Wide Range (V_{in} , V_{out})
- Two load directions



[18]

36

Wide Range Requirements

$$V_{load} = [0.45V \dots 0.9V]$$

$$VCR = \frac{V_{out}}{V_{in}} = \frac{V_{load_2}}{V_{load_1} + V_{load_2}} = 1/3 \rightarrow 2/3$$




5 iVCR's: $2/5 \rightarrow 3/4$

37


Load Stacking Implications

Conventional



- Always source
- $iVCR = f(VCR)$

VDS



- Sink and Source
- $iVCR = f(VCR, \text{direction})$

[16]

38


Load Stacking Implications

Sink


$$VCR = \frac{V_{load_2}}{V_{load_1} + V_{load_2}} = 0.4$$

Source

$$VCR > iVCR = 1/3$$



$$VCR < iVCR = 1/2$$




1 VCR → 2 iVCR's


39

Wide Range and Load Stacking

$VCR > iVCR$



$VCR < iVCR$



7 iVCR's: 1/4 → 3/4


40

Outline

- Introduction
- Switched-Capacitor Converters
- Improvements for Energy Storage
- **Design Example**
- Conclusions

41


Toplevel Architecture



[18]

42


Gearbox SC Core - Topologies



[18]

43


Gearbox SC Core - Topologies



[18]

44


Gearbox SC Core



[18]

45

Toplevel Architecture





[18]

46

2 Open-Loop Controls


- $V_{load1} = 0.75 \text{ V}$
- $V_{load2} = 0.9 \text{ V}$
- $VCR = 0.54$



[18]

47


Toplevel Architecture



[18]

48


Closed-Loop Control



[18]

49


Toplevel Architecture



[18]

50


Chip Micrograph



[18]

51


Maximal Load Step (+/- 20 mA)




[18]


52

Open-Loop Control Behaviour



Efficiency





State-of-the-Art Comparison

	VDS + DVS		VDS			DVS	
	This work [18]	[16]	[19]	[17]	[20]	[21]	[11]
Technology	40nm	65nm	40nm	40nm	45nm SOI	65nm LL	130nm
Capacitors	MOM-MOS	MOM-MIM	N/A	MOS	Deep-Trench	MOS-MOM-MIM	Ferro-electric
DVS-range	1	0.46	0	0	0	1	1.75
δI_{\max}	100%	100%	N/A	15.7%	60%	/	/
η_{peak}	98.2%	99.6%	96%	99.8%	99%	78.3%	93%
ρ [mA/mm ²]	82.64 161.15	59.8 140	19.09	/	4600	125 150	2.73

Widest DVS-range for stacked loads

56

State-of-the-Art Comparison

	VDS + DVS		VDS			DVS	
	This work[18]	[16]	[19]	[17]	[20]	[21]	[11]
Technology	40nm	65nm	40nm	40nm	45nm SOI	65nm LL	130nm
Capacitors	MOM-MOS	MOM-MIM	N/A	MOS	Deep-Trench	MOS-MOM-MIM	Ferro-electric
DVS-range	1	0.46	0	0	0	1	1.75
δI_{max}	100%	100%	N/A	15.7%	60%	/	/
η_{peak}	98.2%	99.6%	96%	99.8%	99%	78.3%	93%
ρ [mA/mm ²]	82.64 161.15	59.8 140	19.09	/	4600	125 150	2.73

Fully-independent stacked loads

57

State-of-the-Art Comparison

	VDS + DVS		VDS			DVS	
	This work[18]	[16]	[19]	[17]	[20]	[21]	[11]
Technology	40nm	65nm	40nm	40nm	45nm SOI	65nm LL	130nm
Capacitors	MOM-MOS	MOM-MIM	N/A	MOS	Deep-Trench	MOS-MOM-MIM	Ferro-electric
DVS-range	1	0.46	0	0	0	1	1.75
δI_{max}	100%	100%	N/A	15.7%	60%	/	/
η_{peak}	98.2%	99.6%	96%	99.8%	99%	78.3%	93%
ρ [mA/mm ²]	82.64 161.15	59.8 140	19.09	/	4600	125 150	2.73

High DVS efficiency

58

State-of-the-Art Comparison

	VDS + DVS		VDS			DVS	
	This work[18]	[16]	[19]	[17]	[20]	[21]	[11]
Technology	40nm	65nm	40nm	40nm	45nm SOI	65nm LL	130nm
Capacitors	MOM-MOS	MOM-MIM	N/A	MOS	Deep-Trench	MOS-MOM-MIM	Ferro-electric
DVS-range	1	0.46	0	0	0	1	1.75
δI_{max}	100%	100%	N/A	15.7%	60%	/	/
η_{peak}	98.2%	99.6%	96%	99.8%	99%	78.3%	93%
ρ [mA/mm ²]	82.64 161.15	59.8 140	19.09	/	4600	125 150	2.73

Highest bulk CMOS current density

59

Outline

- Introduction
- Switched-Capacitor Converters
- Improvements for Energy Storage
- Design Example with Measurements
- **Conclusions**

60

Conclusions

- Autonomous sensor nodes require **energy storage**
- Voltage conversions: harvester \leftrightarrow storage \leftrightarrow load
- Monolithic and efficient? \rightarrow **SC Converters**
- VDS limits conversion losses
 - Inherent voltage division \rightarrow **Lower conversion step**
 - **Lowly loaded** bidirectional unbalance converter
 - Level shifters to communicate between layers
- DVS increases overall power efficiency

61

References

- [1] Li J., Seo J., Kymissis I., Seok M., 'Triple-Mode, Hybrid-Storage, Energy Harvesting Power Management Unit: Achieving High Efficiency Against Harvesting and Load Power Variabilities', IEEE JSSC, October 2017
- [2] Wu X., Sylvester D., Blaauw D. et al, 'A Fully Integrated Counter-Flow Energy Reservoir for 70%-Efficient Peak-Power Delivery in Ultra-Low-Power Systems', in proc. IEEE ISSCC, 2017
- [3] Bol D., Boufouss E., Flandre D., De Vos J., 'A 0.48mm² 5uW-10mW Indoor/Outdoor PV Energy-Harvesting Management Unit in a 65nm SoC based on a Single Bidirectional Multi-Gain/Multi-Mode Switched-Cap Converter with Supercap Storage', in proc. IEEE ESSCIRC 2015
- [4] Ozaki T., Numa M. et al, 'Fully-Integrated High-Conversion-Ratio Dual-Output Voltage Boost Converter With MPPT for Low-Voltage Energy Harvesting', IEEE JSSC, October 2016
- [5] Liu X., Sanchez-Sinencio E., 'A 0.45V-to-3V Reconfigurable Charge-Pump Energy Harvester with Two-Dimensional MPPT for Internet of Things', in proc. IEEE ISSCC 2015
- [6] Villar-Piqué G., Bergveld H.J., Alarcón E., 'Survey and Benchmark of Fully Integrated Switching Power Converters: Switched-Capacitor Versus Inductive Approach', in IEEE TPEL, vol 28, No. 9, September 2013
- [7] Seeman M., Sanders S., 'Analysis and Optimization of Switched-Capacitor DC-DC Converters', IEEE TPEL, vol. 23, no. 2, March 2008
- [8] Makowski M., Maksimovic D., 'Performance Limits of Switched-Capacitor DC-DC Converters', in proc. IEEE PESC, 1995
- [9] Van Breussegem T., Steyaert M., 'A Fully Integrated Gearbox Capacitive DC/DC-converter in 90nm CMOS: Optimization, Control and Measurements', in proc. IEEE COMPEL 2012
- [10] Le H.P., Crossley J., Sanders S., Alon, E., 'A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19W/mm² at 73% efficiency', in Proc. IEEE ISSCC 2013

62

References

- [11] Sarafianos A., Steyaert M., 'A Folding Dickson-based Fully Integrated Wide Input Range Capacitive DC-DC Converter achieving Vout/2-Resolution and 71% Average Efficiency', in proc. IEEE ASSCC 2015
 - [12] Salem L.G., Mercier P., 'An 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched-Capacitor DC-DC Converter with 0.1-2.2V Output Voltage Range, in proc. IEEE ISSCC 2014
 - [13] Meyvaert H., Steyaert M. et al, 'A Light-Load Efficient 11/1 Switched-Capacitor DC-DC Converter With 94.7% Efficiency While Delivering 100mW at 3.3V', in IEEE JSSC vol 50., no. 12, December 2015
 - [14] Seeman D., 'A design methodology for switched-capacitor DC-DC Converters', Ph.d. dissertation, Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, May 2009
 - [15] Rajapandian S., Karnik T. et al, 'High-Voltage Power Delivery Through Charge Recycling', in IEEE JSSC vol 41., no.6, June 2006
 - [16] Sarafianos A., Steyaert M., 'A True Two-Quadrant Fully Integrated Switched Capacitor DC-DC Converter Supporting Vertically Stacked DVS-Loads With Up To 99.6% Efficiency', in proc. IEEE VLSI, 2017
 - [17] Tong T., Lee S., Zhang X. , Brooks D., Wei G., 'A Fully Integrated Reconfigurable Switched Capacitor DC-DC Converter With Four Stacked Output Channels for Voltage Stacking Applications, IEEE JSSC, September 2016
 - [18] Thielemans T., Tavernier F., et al, 'A capacitive DC-DC converter for stacked loads with wide range DVS achieving 98.2% peak efficiency in 40nm CMOS', in proc. IEEE CICC 2018
 - [19]: Blutman K., van der Wel A., et al, 'A Low-Power Microcontroller in a 40-nm CMOS Using Charge Recycling', IEEE JSSC, vol. 52, no. 4, April 2017
 - [20] Chang L., Dennard R.H., et Al, 'A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm²', in proc. VLSI 2010
-

63

References

- [21] Lu Y., Martin R.P, et Al, "A 123-phase DC-DC converter-ring with fast-DVS for microprocessors ", proc IEEE ISSCC 2015
 - [22] N. Butzen and M. Steyaert, "A 1.1W/mm²-Power-Density 82%-Efficiency Fully integrated 3:1 Switched-Capacitor DC-DC Converter in Baseline 28nm CMOS Using Stage Outphasing and Multiphase Soft-Charging," in 2017 IEEE International Solid-State Circuits Conference (ISSCC), 2017, vol. 60, pp. 178–179.
-

64

Acknowledgments

Tim Thielemans



A Capacitive DC-DC Converter for Stacked Loads
With Wide Range DVS Achieving 98.2% Peak
Efficiency in 40nm CMOS

Tim Thielemans, Nicolas Butzen, Athanasios Sarafianos, Michiel Steyaert, Filip Tavernier
E-mail: {Tim.Thielemans, Filip.Tavernier}@esat.kuleuven.be
Department of Electrical Engineering ESAT-MICAS - KU Leuven, Belgium

65